This paper focuses on current sharing between PT-IGBTs connected in parallel and evaluates the mechanisms that allow the overall current balance. For this purpose two different control strategies are presented. These strategies are based on the modification of the transistors gate-emitter control voltage V GE by using an active gate driver circuit. The first strategy relies on the calculation of the average value of the current flowing through all parallel-connected IGBTs. The second one is a strategy proposed by the authors and it is based on a current cross reference control scheme. Finally, simulation and experimental results are presented applying the two current sharing control algorithms.
I. INTRODUCTION
In power converters operating at high current ranges, the ratings of insulated gate bipolar transistors (IGBTs) currently available are exceeded. As a consequence, multiple IGBTs can be connected in parallel to provide the requested current. In converters where currents of few kA are involved, IGBT modules are typically used, but multiple IGBT modules must be connected in parallel in applications with more than tens of kA. However, in applications where the switches cost can be decisive, the use of parallel switches configurations, based on discrete IGBTs, is suggested (instead the use of one IGBT module) because it improves the cost-per-ampere ratio [1] [2] [3] .
One important drawback of the parallel connection of IGBTs is related to the unbalanced current sharing between transistors. In this regard, activities that deal with this concern are focused basically in two different areas. One of them focuses on issues related with combining multiple IGBT chips (or IGBT dies) in parallel inside an IGBT module and sharing the same substrate [4] [5] [6] [7] . The second area of activity focuses on issues related with parallel interconnection of IGBTs integrated in different substrates, as is the case of the interconnection of IGBTs modules [8] [9] and the case of discrete IGBTs interconnection [10] . On the other hand, the problem of inhomogeneous sharing of current between IGBTs connected in parallel can be addressed in two different ways: the static current sharing and the dynamic current sharing. This is because the influence parameters in both cases are different and, accordingly, manufacturers of IGBT modules and researchers have introduced several techniques to ensure a homogenous current sharing within the parallel connected IGBTs.
IGBT manufacturers suggest the use of passive technical measures based on:
-The use of IGBTs with the same saturation voltage range for parallel interconnection. -The parallel connected IGBTs should be thermally coupled, or not, in accordance to their temperature coefficient (TC). Where the TC is negative the devices should be mounted on the same heat sink and near to each other in order to maintain uniform temperatures between paralleled devices. But when the TC is positive, the thermal decoupling of IGBTs is suggested [11] . -The power circuit and the gate driver circuit layout and connections with and between the IGBTs in parallel must have a low inductance and symmetric layout.
-The use of the same gate driver circuit for all paralleled devices in order to avoid different time delays. Nevertheless, the use of one gate resistor for each IGBT, to reduce the possibility of oscillations between the parallel connected devices and reduce the turn-on delays due to Miller-Plateau, is strongly recommended. However, some manufacturers (as CONCEPT) develop gate driver circuits, with very small signal propagation delay and with narrow tolerances, specially focused on this application [12] . -The application of a total current derating factor as function of the number of devices connected in parallel. Several manufacturers of IGBTs publish very interesting application notes related to these subjects, as is the case of IXYS [3] , ABB [13] , Infineon [14] , Fuji Electric [15] , Semikron [16] and Mitsubishi Electric [17] .
The problem of inhomogeneous sharing of current between parallel connected IGBTs has been addressed in the literature for a long time [18] , and most research works point to strategies based on active gate driver circuits to avoid this issue. Speaking about the dynamic current sharing problem, the strategies proposed are based on electronically adjustable gate resistors [19] [20] [21] or are based on delaying the turn on and turn off IGBTs signals [22] [23] [24] . On the other hand, strategies devoted to the static current balancing (and also using active gate driver circuits) are based on the control of the IGBTs gate-emitter voltage values [19, 22, 23 and 25] . Techniques based on high frequency modulation of the gate-emitter pulse voltage are also reported in [26] .
In accordance to the foregoing, this paper presents and compares two control strategies devoted to improve the static current sharing between IGBTs connected in parallel. The first one, previously reported in the literature [18 and 27] , is based on the determination of the average value of the current in all parallel-connected IGBTs. The second one, which is proposed by authors, utilizes a scheme of current value cross references and it is based on a daisy chain structure (similar to the structure proposed in [28] ). The two control strategies are implemented in the same active gate driver circuit, which is based on the control of the IGBT gate-emitter voltage values, in order to compare their performances.
A brief research on the characteristics that affect the balance of the current in IGBTs connected in parallel is presented in Section II. With the aim of equalizing the static current sharing between transistors, a comparison of the above presented current sharing control strategies is performed in Section III. Some authors propose a current sharing control based on the determination of the average value of the total current as a reference for each IGBT connected in parallel [18 and 27] , But, an error introduced in the determination of this average value shows the weakness of this method. The proposed control method is based on a current cross reference algorithm in order to avoid the controller saturation observed when the average current method is applied. Simulation results, the gate driver circuit implementation and experimental results of both control strategies are presented in Sections IV, V and VI respectively.
II. CURRENT SHARING
The transconductance (g fs ) and the gate-emitter threshold voltage (V GEth ) are the parameters that have the highest effect on current balancing in IGBTs connected in parallel, as can be deduced from Eq. (1). Fig.1 shows the relationship between the collector current (I C ) and these two parameters.
The gate-emitter voltage (V GE ) is imposed by the gate driver circuit (V driver ) and to ensure the saturation of the transistor, a voltage value greater than V GEth must be applied. Nevertheless, the value of the transistor emitter parasitic inductor (L e ) and of the gate resistor (R g ) plays an important role in the current sharing, as is stated in Eq. (2) .
The value of L e and R g modifies the switching transient, which in turn affects the dynamic current sharing between IGBTs. This effect is related to the collector current variation when the switch becomes closed (from OFF to ON), which causes the appearance of high voltage values in L e and leads to the modification of the total gate-source control voltage. Fig.1a shows how a ±10 % variation in the nominal value of the IGBT transconductance (K P ) modifies the I C -V GE ratio. In the same way, Fig.1b shows how a variation of the ±10 % in V GEth also modifies the I C -V GE characteristic. Tolerances in the value of these technological parameters result in an unbalanced current sharing through IGBTs connected in parallel. Eq. (3) shows that the parameter K P is part of the forward transconductance, which has been used in Eq. (1).
To expose this behavior, a power switch based on two parallel-connected IGBTs operating in a boost converter has been simulated. The simulation circuit is shown in Fig.2 and the simulation conditions are summarized in Table I . Fig.3 shows the collector current through IGBTs (I x1 and I x2 ) and the boost inductor current (I L ). Two different situations can be observed from simulation results: Fig. 3a shows the current flowing through the two IGBTs when only two different values of the emitter parasitic inductor are considered (L e1 = 100 nH and L e2 = 200 nH). An accurate current sharing is observed in this case. Fig.3b shows the simulation results modifying the transistors transconductance (K P ) and gate-emitter threshold voltage (V GEth ) as is defined in Table I (K P1 = 7.4778 A/V 2 , V GEth1 = 6.9550 V and K P2 = 6.7980 A/V 2 , V GEth2 = 6.2595 V).
In this case, the obtained waveforms show an unbalanced current sharing between the two IGBTs. In order to reduce the observed current unbalance, the effect in the collector current (I C ) of each transistors will be analyzed by modifying the value of the gate resistor (R g ) and the value of the applied gate-emitter control (V GE ) voltage. These new simulations and the obtained results are described and shown in the following paragraphs. Fig.3 . Collector current of the transistor x 1 and x 2 , a) with the same V GEth and K P parameters and b) modifying the parameters as is shown in Table I .
A. Gate resistor value effect
The use of different gate resistor (R g ) values implies changes in the charge and discharge time constant of the IGBT gate stray capacitances. This method, usually applied in the transistor driver circuit in order to reduce the switching losses, improves the I C transient in switching operation [29] . Fig.4 shows the effect obtained on the collector current (I C ) by modifying the gate resistor value. From these results it can be argued that the variation of the gate resistor value modifies the response of the switching process and can improve the behavior of the transient response when the transistor is turned ON, but this method does not improve the static current balancing between the IGBTs connected in parallel. 
B. Gate voltage value variation

III. CURRENT SHARING CONTROL STRATEGIES
Reference [26] presents a range of techniques in order to increase the voltage and current in equivalent power switches based on IGBTs by connecting these devices in series or in parallel. The proposed control strategies modify the gate-emitter (V GE ) voltage in order to improve the current balance by sensing the current flowing through each transistor (I xi ). The reference of the control algorithm is obtained by calculating the average value of the current flowing through all transistors (I C(AVG) ). Eqs. (7) to (9) show the relationship between the level of the control voltage (V GEi ) of each transistor and the current flowing through each of them (I xi ).
Where n refers to the number of parallel connected IGBTs and ∆V i is the voltage variation on the applied gate-emitter control signal (VPWM). Fig.6 shows the implementation of the described control strategy when three IGBTs are connected in parallel.
The current sharing algorithm proposed in this paper is based on setting the measured current in the adjacent transistor as current reference. In a three transistors implementation, the measured current of the first transistor is used as the current reference for the second transistor, the measured current of the second transistor is used as the current reference for the third transistor and the measured current of the third is used as reference for the first. These current loops are based on a daisy chain structure and link measured currents and reference currents between transistors. Fig.6 . Current sharing control strategy using the current average value as reference for three transistor implementation. Fig.7 shows the implementation of the proposed current sharing control algorithm in a three-transistor configuration.
The main difference of this approach versus the method shown in Fig.6 lies on the suppression of the current average value calculation as a reference of the control loop. Errors may appear due to tolerances of the elements which perform the calculation of the current average value. By the suppression of this calculation, the possible negative effects of an error are also suppressed. 
IV. SIMULATION RESULTS
With the aim of validating these control strategies, the current sharing schemes shown in Figs.6 and 7 have been 
A. Current sharing control by current average value calculation
Fig .10 shows the effect of the current sharing algorithm based on the current average value calculation. The evolution of the current flowing through each transistor shows an improvement on the current balance. A negative error means that the control tries to reduce the current of each transistor, as a result, the control voltages applied in the gates decrease continuously. This decrease stops only when the V GE lower limit is reached. These limits protect the gate to exceed the maximum gate voltage, specified by the manufacturer datasheet, and to prevent the transistor from switching out of the saturation region.
These results reveal that the average value calculation current sharing method has a poor performance when possible errors in calculations are considered.
B. Current sharing control by current cross reference
Fig .11 shows the effect of the current sharing algorithm based on the current cross reference between transistors. As occurred in the previous simulation results, the evolution of the current flowing through each transistor shows a good balance. Fig.11 . Inductive current sharing in two parallel connected transistors with balanced current sharing control based on current cross references strategy.
From the simulation results it can be stated that both static current control strategies show similar performances. However, the presence of errors in the calculation of the average value can saturate the response of the control and, as a result, increase the current unbalance. Avoiding the calculation of the average value can solve this drawback.
The implementation of these two control strategies is presented in the next Section.
V. CONTROL IMPLEMENTATION
The driver implementation for tests is based on the voltage adder circuit shown in Fig.12 output is used to generate the control signal for the power switch. The second PWM output is filtered and used to obtain the ∆V used in Eq. 7. An external offset adjustment is used to set initial conditions. The push-pull output stage increases the current strength of the control signal. The current measurement is obtained using a Kelvin resistor (R E ) of 5 mΩ as shunt. A low pass filter is used in order to obtain the DC component or average value of the collector current on each transistor. In a DC/DC converter like the boost converter, an acquisition stage based on a non-inverting operational amplifier and a first order low pass filter allows a good performance for the control loop. The control algorithms have been developed in a micro-controller platform. The two IGBTs connected in parallel are mounted in a linear design as is shown in Fig.13 . The two transistors are thermally coupled via the same sink arranged symmetrically. Fig.14 and Fig.15 shows the current sharing under two different test conditions. The first one, shows the current through the parallel connected transistors without the use of a balanced current sharing control technique. Tolerances of the gfs and V GEth result in an unbalanced current sharing, as was presented in previous sections. The peaks of current observed in the turn-on and turn-off of IGBTs reveal that, as it was expected, the implemented strategies do not allow the dynamic current balance. A more careful design of the power circuit and gate driver wiring should minimize the dynamic current unbalance.
A. Resistive current sharing
B. Inductive current sharing
Finally, a boost converter (Fig.8) has been implemented using the parameters listed in Table II 
BOOST CONVERTER AND CONTROLLER
second and third tests use a balanced current sharing method in the IGBTs based on the current average value control and the current cross reference control respectively. Again, the voltage level applied in the gate of the transistors are different in both transistors in order to equalize the static current between the parallel connected IGBTs. The experimental results obtained confirm the behavior of the two implemented current sharing strategies observed in the simulation results. Fig.16 . Experimental results. Top: without balanced current control strategy. Middle: with balanced current sharing control based on the average value calculation. Bottom: balanced current sharing control based on current cross references algorithm.
VII. CONCLUSIONS
A balanced current sharing control algorithm has been proposed for voltage controlled transistors connected in parallel, mainly focused on PT-IGBTs due to its poor behavior in parallel operation.
The control strategy has been validated with resistive and inductive current loads. The control strategy does not require high processing speed, considering the fact that it is based on the acquisition of average values.
This current sharing control is suitable for DC/DC and DC/AC voltage or current controlled converters like power inverters, offering an active balanced current sharing.
The circuit implemented in the sensor stage must be customized for the topology of the converter and the requirements of the application, depending on the bandwidth of the current demanded by the load and the switching frequency of the transistors. In this work a non-inverting operational amplifier with a RC low-pass filter was used and presented a good performance in the DC/DC boost converter.
If errors in the average value calculation are negligible, there are no remarkable differences in the performance of the two current sharing control algorithms presented. The first control scheme based on an average value calculation requires some signal processing, whereas the second obtains the same results simplifying the required calculations for the average current value. When the error values due to tolerances in the calculation of the average value are not negligible, they cause the saturation of the control circuit and then the current unbalance increase. Avoiding the calculation of the average value, as is proposed in this paper, can solve this drawback.
